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of 1 MHz. The C/V plot shows standard accumulation,
depletion and inversion behaviour with a flatband voltage of
about —IV; the hysteresis is indicative of surface state trap-
ping. When the voltage swing was reduced for the C/V
measurement, AVFB was observed to be somewhat reduced as
well, indicating a reduction in surface trapping. From the rela-
tion of maximum to minimum capacitance, the average carrier
concentration near the surface is estimated3 to be 5 x 1015
cm"3. Diode C/V measurements indicate a carrier concentra-
tion of 1 x 1016 cm"3, which is in reasonable agreement with
the surface result.
Fig. 4 shows the 77 K I/V characteristics of an enhancement
mode HgCdTe m.i.s.f.e.t. This device was fabricated on the
same HgCdTe wafer as the m.i.s. capacitor. The channel length
is 2 mils and the width is 40 mils. The m.i.s.f.e.t. follows ideal
characteristics; i.e. the drain current is proportional to the
10-00r
800
a.
600
400
-5O0 -357 -214 -071 071
V, volts
2-14 357 5-00
Fig. 3 HgCdTe/CdTe m.i.s. C/V characteristics
7 = 77 K;/= 1 MHz
Fig. 4 Current/voltage characteristics
HgCdTe/CdTe m.i.s.f.e.t.; T = 77 K
5x10~V
of enhancement mode
05 06
V G - V
07
Fig. 5 Drain-current/gate-voltage curve in saturation region of
HgCdTe/CdTe m.i.s.fe.t.
square of the difference between the gate voltage and
the threshold voltage, as shown in Fig. 5. The threshold voltage
is +0-5 V, and increases to +0-6 V at 195 K. Examination of
the I/V curves in the linear region combined with m.i.s. C/V
measurements allows one to determine the effective mobility in
the conducting channel.4 Results of the measurements at two
temperatures and for two compositions are shown in Table 1.
Table 1 CHARACTERISTICS OF
X
0-31
0-39
0-39
T, K
77
77
195
M.//.
6-9
5-6
4-4
cm2/Vs
x 103
x 103
x 103
Xc, fj.m
4-4
31
30
The decrease in \ieff with increasing CdTe/HgTe ratio is con-
sistent with previously reported trends in bulk material;5
furthermore, our surface mobilities are about one half bulk
electron mobilities of 1-5 x 104 cm2/Vs measured in epitaxial
layers that have been converted to n-type by annealing.6
Conclusions: Conventional m.i.s. C/V data as well as planar
/i-channel enhancement mode m.i.s.f.e.t.s have been
demonstrated in epitaxial Hgo.7Cdo.3Te. A logical extension
of this work would be to fabricate an n-channel c.c.d. in
HgCdTe that takes advantage of the ease of fabrication of n +
on p junctions and utilises the high electron mobility available
in this material.
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AIGaAs HETEROSTRUCTURE INJECTION
LASER S.C.R.
Indexing terms: Lasers, Integrated optics
The operation of a gate-controlled p-n-p-n injection laser
device has been demonstrated. The switching is accomplished
by an electrical control signal. The threshold current of the
laser incorporated into the device is about 100 mA, and its
optical properties are similar to those of the Be-implanted
laser reported recently.
In the many applications that call for pulsed operation of injec-
tion lasers, the semiconductor controlled rectifier (s.c.r.) is
often used as the switching element in the driving circuit. This
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type of device can also be used in detection and regeneration of
light. Several GaAs and GaAlAs p-n-p-n light emitting devices
have been reported recently.1 6 However, all these are elec-
trically two-terminal devices: they are either optically ac-
tivated or they switch when the voltage imposed upon them
exceeds their breakover value.
In this letter we report an AlGaAs heterostructure injection
laser with the electrical operation of an s.c.r.; i.e. this is a
three-terminal device where the switching is accomplished by
applying a control signal to the gate electrode, in the usual
method of operation of other s.c.r. devices.
A cross-section of the structure of the device is shown in Fig.
la, and the schematic drawing of the device is shown in Fig. Ib.
>anode
ogate
AuGe/Au
contact
n-GaAs
CrAu
contact
z- S.O2
- n-AlGaAs
=- p-GaAs active
region
_—n-AIGaAs
_ n*GaAs
substrate
AuGe/Au
contact
gate<
Fig. 1
a Cross-section of laser s.c.r.
b Schematic drawing of device
The four regions of the device have the following functions in
the operation of the s.c.r. and the laser: the n-AIGaAs layer
next to the substrate is the lower emitter of the s.c.r. and the
lower cladding layer of the laser. The next p-GaAs layer is the
lower base of the s.c.r. and the active region of the laser.
The upper n-AIGaAs layer is the upper base of the s.c.r. and
the upper cladding layer of the laser. The Zn-diffused region is
the upper emitter of the s.c.r. The upper emitter-base junction
of the device is a homojunction, formed by zinc diffusion in the
Alo.4Gao.6As cladding layer. The lower emitter-base junction
is the heterojunction at the interface of the active region, and
the lower cladding layer. In the 'off' state, the current flowing
in the device is mainly the leakage current of the hetero-
junction between the active region and the upper cladding
layer, which is a reverse biased junction. Due to the low intrin-
sic carrier concentration in GaAs and AlGaAs, and the surface
recombination currents, the current dependence on the voltage
follows approximately an exp (qV/2kT) law up to quite high
injection levels. This lowers the overall sensitivity of the device,
since it takes more current to obtain the 'on' voltage on a
junction. In the 'on' state, all the junctions of the device are
forward biased. Electrons are injected into the active region at
the heterojunction from the lower emitter, and holes are in-
jected from the upper emitter and flow through the upper clad-
ding layer. This is basically a remote junction structure.
Recombination of holes in the upper cladding layer is negli-
gible because the carrier concentration in that layer is lower
than in GaAs by a factor of exp (-AEg/kT).
Fabrication of the device starts with the growth of four
layers on an n + -GaAs substrate by l.p.e. Typical layer thick-
nesses are: 3 ^m (lower n-Alo.4Gao.6As layer), 0-25 pm
(p-GaAs active region), 2 //m (upper H-Alo.4Gao.6As layer) and
0-7 ^m (n-GaAs contact layer). The contact layer is removed in
the region where the Zn is to be diffused. After deposition of
2500 A of SiO2 on the wafer, it is coated with photoresist in
which stripes of width of 7 fim are opened. After etching the
SiO2 in these openings and removal of the photoresist, Zn is
diffused in vacuum at 640°C for 20 min, followed by an anneal-
ing of the wafer at 800°C for 30 min. This results in diffusion of
the Zn down to a distance of 0-5 /<m above the active region,
according to the results of Reference 7. During the Zn diffu-
sion, the stripes widen up to 10 //m because of undercut below
the SiO2 layer. An evaporation of CrAu, etching the SiO2
above the GaAs contact layer, and an evaporation of
AuGe/Au, form the anode and the gate contacts, respectively,
of the s.c.r. The gate contact is separated from the anode con-
tact by etching the metal contact between them in a 10 pm
stripe. The substrate is subsequently lapped and the n-type
substrate is deposited with AuGe and Au, followed by alloying
at 38O°C. Typical lengths of individual devices are about 300
The anode-current/anode-cathode-voltage curve is shown
in Fig. 2, a typical s.c.r. curve. As the magnitude of the gate
current pulse is increased, the device switches at lower vol-
tages. (The loops in the left-hand side of the origin in Fig. 2 are
an artefact of the measurement technique.) Threshold currents
of the lasers were about 100 mA, and their optical properties,
including near field and far field patterns, are very similar to
those of the Be-implanted lasers,8 leading to the conclusion
that they are gain guided. Operation in a single transverse
mode was obtained up to about 1-5 Ith.
Fig. 2 I/V curve of the laser s.c.r.
Horizontal scale, 1 V/div;
Vertical scale, 1 mA/div; gate current, 200 //A/step)
In conclusion, we have demonstrated the operation of a
gate-controlled p-n-p-n injection laser device (laser s.c.r.). This
device may be useful in applications where the laser is operated
in a pulsed mode. Fabrication of this device on semi-insulating
GaAs substrates can also be done by growing an additional
M-type layer immediately on the substrate and contacting this
layer after an appropriate etching.
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ELIMINATION OF EMITTER EDGE
DISLOCATIONS IN SILICON PLANAR n-p-n
TRANSISTORS
Indexing terms: Bipolar transistors, Crystal defects
It is shown that the conventional method for elimination of
emitter edge dislocations, which consists of a low concentra-
tion emitter phosphorus difTusion, has two disadvantages: it
increases reverse emitter-base current and reduces current
gain at low currents. Also, it is shown that the mentioned
disadvantages can be successfully avoided by a new method
for elimination of emitter edge dislocations, which consists of
a high concentration emitter phosphorus difTusion followed
by an additional shallow boron difTusion.
Introduction: It is well known that emitter phosphorus difTu-
sion normally used in fabrication of planar n-p-n transistors
may create two kinds of dislocations:1 diffusion induced dis-
locations (d.i.d.), which appear inside diffused emitter areas,
and emitter edge dislocations (e.e.d.), which appear around the
planar edges of these areas. Of these dislocations e.e.d. re-
present one of the main causes of the reduced yield and reli-
ability of planar n-p-n transistors,23 and so several different
methods for their elimination have been developed to date.14-5
The conventional method for e.e.d. elimination consists of a
low concentration emitter phosphorus diffusion from POC13
at about 1 l00°C in an open tube furnace. This letter deals with
a new method which shows considerably improved properties
compared to those of the conventional method; it consists of a
high concentration emitter phosphorus diffusion followed by
an additional shallow boron diffusion.
Experiment: In order to study the methods for e.e.d. elimina-
tion, four different lots of planar n-p-n transistors were fa-
bricated starting from dislocation-free Si epitaxial wafers
(/j-type, orientation [111] and resistivity 4-6 ftcm). Wafers
were processed through a standard AF planar n-p-n transistor
fabrication routine up to the emitter diffusion stage. Wafers
were then divided into four lots and each of them was sub-
jected to phosphorus diffusion from POC13 at 1100°C in the
open tube furnace, but with different gas flow rates in the
diffusion system. Gas flow rates were adjusted to provide con-
ditions for two different phosphorus diffusions:34 low concen-
tration (lots 1 and 2) and high concentration phosphorus
diffusion (lots 3 and 4). Prior to the emitter oxidation
the wafers from lot 4 were subjected to an additional boron
diffusion from boron nitride at 950°C in N2 ambient, for 15
min. Emitter oxidation was performed at 95O°C in water
vapour ambient. After the emitter oxidation the wafers from
lot 2 were subjected to an additional gettering process using
phosphorus glass.6 Finally, after aluminium metallisation of
emitter and base contacts and gold plating of the collector side,
the transistors were mounted on TO-18 headers and encap-
sulated in dry N2.
Results and discussion: Fig. 1 shows the typical Sirtl etch7 pat-
terns of control wafers from different lots. It is obvious that
transistors 1 and 2, corresponding to the conventional method
for e.e.d. elimination, are free of both d.i.d. and e.e.d. On the
other hand, in transistor 3 a high density of d.i.d. and a large
number of e.e.d. are obtained. Finally, in transistor 4, corres-
ponding to the new method, a high density of d.i.d. and no
e.e.d. is obtained. From these results it is clear that both
methods can successfully prevent the creation of e.e.d. There
exist two possible mechanisms to explain the elimination of
e.e.d. in the new method, which have been described in our
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Fig. 1 Typical Sirtl etch patterns of control wafers from different lots
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